En 30 segundos
Walter Goodwin discusses placement, routing and experiment latency, arguing that faster AI assistance does not make every chip-design step instantaneous.
- 1Placement and routingSome design steps remain computationally expensive.
- 2Automation and latencyAutomating thought does not remove every delay.
- 3Experiment bottlenecksTesting still consumes time and resources.
Conclusiones
- Placement and routing can take substantial compute time.
- Some reasoning can be automated without eliminating all latency.
- Experiments still need time and resources.
Lee el texto editado por capítulos
Chip-design latency
Fractile CEO Walter Goodwin discusses computationally expensive steps in chip design, including placement and routing.
Fractile CEO Walter Goodwin discusses computationally expensive steps in chip design, including placement and routing.
He says conventional layout tools can take days for a design, even if other parts of the work are assisted by AI.
Goodwin distinguishes automating some reasoning from removing the intrinsic latency of experiments or computational processes.
Experiments still take time
He draws an analogy to AI model development: better systems may guide experiments, but experiments still take resources and time.
He draws an analogy to AI model development: better systems may guide experiments, but experiments still take resources and time.
His point is that expensive design and validation steps can constrain the speed of progress, even when other tasks accelerate.
Más de este canal
38:06EN
1:07EN
39:23EN
1:09:44EN
35:39EN
1:00EN